

USB3-SDI01

User's Manual



Windows, Windows 2000, Windows NT and Windows XP are trademarks of Microsoft. We acknowledge that the trademarks or service names of all other organizations mentioned in this document as their own property.

Information furnished by DAQ system is believed to be accurate and reliable. However, no responsibility is assumed by DAQ system for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or copyrights of DAQ system.

The information in this document is subject to change without notice and no part of this document may be copied or reproduced without the prior written consent.

Copyrights © 2005 DAQ system, All rights reserved.




-- 목 차 --

- 1. Introduction
- 2. USB3-SDI01 설명
 - 2.1 J1 커넥터
 - 2.2 J2 커넥터
 - 2.3 SW1 세팅 및 동작 설명
 - 2.4 SW2 세팅 및 동작 설명
 - 2.5 SW3 세팅 및 동작 설명



1. Introduction

USB3-SDI01은 USB3-DIO01의 Daughter 보드 형태로 HD-SDI(High Density Serial Digital Interface)의 VANC(Vertical Ancillary) Data를 송출하는 기능을 한다. 밑의 [그림 1]은 이 연결을 보여준다.



Board Connection

[그림 1-1. 보드 연결도]


[USB3-SDI01의 주요 특징]

- USB3-DIO01 Daughter Board
- 1 Port HD-SDI 지원
- VANC(Vertical Ancillary) Simulator



2. USB3-SDI01 설명

USB3-SDI01은 VANC 데이터를 SDI 포트에 전송하여 USB3-DIO01에 정확히 VANC 데이터가 들어가고 있는지 검사할 수 있는 시뮬레이터 보드이다. USB3-DIO01과의 연동은 USB3-DIO01 매뉴얼을 참조하기 바랍니다.



USB3-SDI01 Board

[그림 2-1. USB3-SDI01 외형도]

2.1 J1 커넥터

아래의 그림은 보드의 외부 입출력 J1 커넥터의 핀 맵을 나타낸다. Red, Green, Blue 신호, 카메라 제어신호 CC (Camera Control)와 영상제어 신호(LVAL, FVAL, Clock)등의 신호선으로 사용된다. VANC 데이터 전송은 영상 신호선을 이용한다.

J1

 (2) (4) (6) (8) (10) (12) (14) (16) (18) (20) (22) (24) (26) (28) (30) (32) (34) (36) (38) (40) (22) (44) (46) (48) (50)

 (1) (3) (5) (7) (9) (11) (13) (15) (17) (19) (21) (23) (25) (27) (29) (31) (33) (35) (37) (39) (41) (43) (45) (47) (49)

[그림 2-2. J1 커넥터 (Top View)]



[표 1. J1 커넥터 설명]

| 변호 | ₋ 명칭 | 설명 | 비고 | | |
|----|--------------------|-------------------------------------|--------------|--|--|
| 1 | +3.3V | +3.3V Power | | | |
| 2 | +5V | +5V Power | | | |
| 3 | DIO_0 | Digital Input/Output 0 | Red Signal | | |
| 4 | DIO_1 | Digital Input/Output 1 | Red Signal | | |
| 5 | DIO_2 | Digital Input/Output 2 | Red Signal | | |
| 6 | DIO_3 | Digital Input/Output 3 | Red Signal | | |
| 7 | DIO_4 | Digital Input/Output 4 | Red Signal | | |
| 8 | DIO_5 | Digital Input/Output 5 Red Signal | | | |
| 9 | DIO_6 | Digital Input/Output 6 | Red Signal | | |
| 10 | DIO_7 | Digital Input/Output 7 Red Signa | | | |
| 11 | DIO_8 | Digital Input/Output 8 Green Signa | | | |
| 12 | DIO_9 | Digital Input/Output 9 Green Sign: | | | |
| 13 | DIO_10 | Digital Input/Output 10 | Green Signal | | |
| 14 | DIO_11 | Digital Input/Output 11 | Green Signal | | |
| 15 | DIO_12 | Digital Input/Output 12 | Green Signal | | |
| 16 | DIO_13 | Digital Input/Output 13 | Green Signal | | |
| 17 | DIO_14 | Digital Input/Output 14 | Green Signal | | |
| 18 | DIO_15 | Digital Input/Output 15 | Green Signal | | |
| 19 | GND | Ground | | | |
| 20 | GND | Ground | | | |
| 21 | DIO_16 | Digital Input/Output 16 Blue Sign | | | |
| 22 | DIO_17 | Digital Input/Output 17 Blue Signa | | | |
| 23 | DIO_18 | Digital Input/Output 18 Blue Signal | | | |
| 24 | DIO_19 | Digital Input/Output 19 Blue Signal | | | |
| 25 | DIO_20 | Digital Input/Output 20 | Blue Signal | | |
| 26 | DIO_21 | Digital Input/Output 21 | Blue Signal | | |
| 27 | DIO_22 | Digital Input/Output 22 | Blue Signal | | |
| 28 | DIO_23 | Digital Input/Output 23 Blue Signal | | | |
| 29 | DIO_24 | Digital Input/Output 24 CC0 | | | |
| 30 | DIO_25 | Digital Input/Output 25 CC1 | | | |
| 31 | DIO_26 | Digital Input/Output 26 | CC2 | | |
| 32 | DIO_27 | Digital Input/Output 27 | CC3 | | |
| 33 | DIO_28 | Digital Input/Output 28 | LVAL | | |
| 34 | DIO_29 | Digital Input/Output 29 | FVAL | | |



| DIO_30 | Digital Input/Output 30 DVAL | | | |
|--------|--|---|--|--|
| DIO_31 | Digital Input/Output 31 PCLK | | | |
| DIO_32 | Digital Input/Output 32 To CA | | | |
| DIO_33 | Digital Input/Output 33 | | | |
| DIO_34 | Digital Input/Output 34 | | | |
| DIO_35 | Digital Input/Output 35 | | | |
| DIO_36 | Digital Input/Output 36 | | | |
| DIO_37 | Digital Input/Output 37 | | | |
| DIO_38 | Digital Input/Output 38 | | | |
| DIO_39 | Digital Input/Output 39 | | | |
| REV1 | Reserver 1 | From CA (Input Only) | | |
| U_SDA | Serial Data | SDA | | |
| REV0 | Reserved 0 | | | |
| U_SCL | Serail Clock | SCL | | |
| GND | Ground | | | |
| GND | Ground | | | |
| | DIO_31 DIO_32 DIO_33 DIO_34 DIO_35 DIO_36 DIO_37 DIO_38 DIO_39 REV1 U_SDA REV0 U_SCL GND | DIO_31 Digital Input/Output 31 DIO_32 Digital Input/Output 32 DIO_33 Digital Input/Output 33 DIO_34 Digital Input/Output 34 DIO_35 Digital Input/Output 35 DIO_36 Digital Input/Output 36 DIO_37 Digital Input/Output 37 DIO_38 Digital Input/Output 38 DIO_39 Digital Input/Output 39 REV1 Reserver 1 U_SDA Serial Data REV0 Reserved 0 U_SCL Serail Clock GND Ground | | |

2.2 J2 커넥터

BNC(Bayonet Neil-Concelman) 커넥터는 빠르게 접속/차단할 수 있는 RF 커넥터로 동축케이블에 사용되는 모형이다. 동축케이블 내부를 살펴보면 중심부의 신호선과 신호선을 둘러싸고 있는 절연체, 그리고 외부도체(쉴드)를 볼 수 있습니다. 동축케이블에는 50名 임피던스와 75名 임피던스가 있는데, HD-SDI 를 포함한 영상신호들은 1Vp-p 미만의 미약한 신호로서 신호감쇄가 가장 적은 75名 동축케이블을 사용합니다.



[그림 2-3. BNC Connecter and Cable] 주) 자료 : (RG-59 75음 동축케이블 전용 BNC커넥터, 카나레 BCP-C4F)



2.3 SW1 세팅 및 동작 설명

are enabled.



[그림 2-4. 스위치 SW1]

◆ SDO_EN/DIS --- Control Signal Input/신호 레벨은 LVCMOS/LVTTL 호환
Serial Digital 출력 단계를 enable 또는 disable 에 사용한다.
When SDO_EN/DIS is LOW, the serial digital output signals SDO and <u>SDO</u> are disabled and become high impedance.
When SDO_EN/DIS is HIGH, the serial digital output signals SDO and <u>SDO</u>

◆ RATE_SEL1..0 --- Control Signal Input/신호 레벨은 LVCMOS/LVTTL 호환 운영 데이터 속도를 구성하는 데 사용한다.

| RATE_SEL0 | RATE_SEL1 | Data Rate |
|-----------|-----------|-------------------------|
| 0 | 0 | 1.485 or 1.485/1.00GB/s |
| 0 | 1 | 2.97 or 2.97/1.00GB/s |
| 1 | 0 | 270Mb/s |


◆ **DETECT_TRS** --- Control Signal Input/신호 레벨은 LVCMOS/LVTTL 호환 외부 HVF 또는 TRS extracting timing mode 선택에 사용된다.

> When DETECT_TRS is LOW, the device extracts all internal timing from the supplied H:V:F or CEA-861 timing signals, depending on the status of the TIM861 pin.

When DETECT_TRS is LOW, the device extracts all internal timing from the TRS signals embedded in supplied video stream.



2.4 SW2 세팅 및 동작 설명



[그림 2-5. 스위치 SW2]

◆ TIM861 --- Control Signal Input/신호 레벨은 LVCMOS/LVTTL 호환 외부 CEA-861 timing mode에 선택에 사용.

DETECT_TRS: 0, TIM861: 0 → the device extracts all internal timing from the supplied H:V:F(Hsync:VSync:Frame) timing signals.

DETECT_TRS: 0, TIM861: 1 → the device extracts all internal timing from the supplied H:V:F(Hsync:VSync:DE) timing signals.

DETECT_TRS: 1 → the device extracts all internal timing from TRS signals embedded in the supplied video stream.

◆ ANC_BLANK --- Control Signal Input/신호 레벨은 LVCMOS/LVTTL 호환 When <u>ANC_BLANK</u> is LOW, the Luma and Chroma input data is set to the appropriate blanking levels during the H and V blanking intervals.

When <u>ANC_BLANK</u> is HIGH, the Luma and Chroma data pass through the device unaltered.

Only applicable in SMPTE mode.

◆ 20BIT/10BIT --- Control Signal Input/신호 레벨은 LVCMOS/LVTTL 호환 입력 버스 폭을 선택하는 데 사용된다.

◆ DVB_ASI --- Control Signal Input/신호 레벨은 LVCMOS/LVTTL 호환

DVB-ASI 데이터 전송을 enable/disable 하는데 사용된다.

DVB_ASI : 1, SMPTE_BYPASS : 0 → the device will carry out DVB-ASI word alignment, I/O processing and transmission.

DVB_ASI : 0, SMPTE_BYPASS : 0 → the device operates in data-through mode.



2.5 SW3 세팅 및 동작 설명



[그림 2-6. 스위치 SW3]

- ◆ **GRP2..1EN** --- Enables Audio Group 2..1 embedding. Set High to enable.
- ◆ SMPTE --- Control Signal Input/신호 레벨은 LVCMOS/LVTTL 호환
 Encoding/decoding의 모든 형태와, Scrambling과 EDH insertion을 enable
 또는 disable 시키는데 사용한다.

When set LOW, the device operates in data through mode.

(DVB_ASI: 0, DVB_ASI: 1) No SMPTE scrambling take place and none of the I/O processing features of the device are available.

When set HIGH, it carries out SMPTE scrambling and I/O processing.

◆ IOPROC_EN --- Control Signal Input/신호 레벨은 LVCMOS/LVTTL 호환
I/O processing features enable 또는 disable 시키는데 사용한다.

When IOPROC_EN/<u>DIS</u> is High, I/O processing features are enabled, When IOPROC_EN/<u>DIS</u> is LOW, I/O processing features are disabled. Only applicable in SMPTE mode.



$[\pm \ 2. \ Register \ Setting]$

| Input Data Format | Pin/Register Bit Settings | | | | DIN[9:0] | DIN[19:10] | |
|-------------------------------------|---------------------------|---------------|---------------|-----------------|----------|--------------------|---------------------------------------|
| | 20BIT /10BIT | RATE _SEL0 | RATE _SEL1 | SMPTE BYPASS | DVB_ASI | | |
| 20-bit demultiplexed 3G format | HIGH | LOW | HIGH | HIGH | LOW | Data Stream Two | Data Stream One |
| 20-bit data Input 3G format | HIGH | LOW | HIGH | LOW | LOW | DATA | DATA |
| 20-bit demultiplexed HD format | HIGH | LOW | LOW | HIGH | LOW | Chroma | Luma |
| 20-bit data Input HD format | HIGH | LOW | LOW | LOW | LOW | DATA | DATA |
| 20-bit demultiplexed SD format | HIGH | HIGH | х | HIGH | LOW | Chroma | Luma |
| 20-bit data input SD format | HIGH | HIGH | х | LOW | LOW | DATA | DATA |
| 10-bit multiplexed 3G DDR format | LOW | LOW | HIGH | HIGH | LOW | High Impedance | Data Stream One/Data Stream Two |
| 10-bit multiplexed HD format | LOW | LOW | LOW | HIGH | LOW | High Impedance | Luma/Chroma |
| 10-bit data input HD format | LOW | LOW | LOW | LOW | LOW | High Impedance | DATA |
| 10-bit multiplexed SD format | LOW | HIGH | х | HIGH | LOW | High Impedance | Luma/Chroma |
| 10-bit multiplexed SD format | LOW | HIGH | х | LOW | LOW | High Impedance | DATA |
| 10-bit ASI input SD format | LOW | HIGH | Х | LOW | HIGH | High Impedance | DVB-ASI data |